Abstract-This contribution explores the possibility of improving the global efficiency of three-phase inverter-based distributed resources (DR) embedded in low-voltage distribution feeders, by the adaptation of their switching frequency (SF) to the operation point of both the converter and local loads. The core of this proposal lies on the fact that in a good number of applications, in both service and residential sectors, the owner of the DR is also in charge of the losses caused in the local electric power system. This fact leaves room for a global optimization of the power losses, i.e., converter losses will be considered together with those losses caused by the current harmonics injected into the local grid. A dynamic adaptive SF frame of the DR is considered in this proposal to allow its operation beyond its rated frequency at light loads, subjected to the thermal constraints of the device. Simulation results obtained using PLECS software as well as an experimental validation of the method are included.
allows using relatively low switching frequencies (SFs), typically higher than 3 kHz, since the high-frequency harmonics induced by pulsewidth modulation (PWM) will be in this case over the stated limit.
The efficiency of the inverter as a separate unit is the only concern of the owner of the distributed resource (DR) when he is not responsible for the losses upstream. In this case, once verified that the selected SF complies with the harmonic emission limits, it can be maintained constant at any operating condition. In most cases, increasing the SF reduces the efficiency of the device due to the rise of the converter switching losses, while decreasing this parameter could make the device not conform with [4] . Notice that the tests must be conducted not just at 100% but also at 66% and 33% of the output rated current. Most of the efforts carried out in recent years by power electronics researchers in the quest for higher efficiency applications are founded on this concept that treats the DR as a separate unit. Thus, a good number of studies propose alternative power topologies for the grid-tie inverter or for the internal dc-dc stages of the DR, as a way of obtaining improved efficiency [5] [6] [7] . Other authors focus their approach in advance modulation schemes [8] [9] [10] or new power electronic devices [11] , [12] . The improvement of the DR efficiency by optimizing the interaction between the grid-tie converter and the generation/storage stage is also a widely used approach, e.g., maximum power point tracking methods in wind turbines and photovoltaic (PV) solar systems [13] , [14] .
In a good number of common applications used in residential buildings and connected to the low-voltage (LV) grid, the owner of the DR is also responsible for the local losses caused by the inverter current harmonics both in line and local loads, up to the metering location at the distribution transformer (either on the LV or medium voltage (MV) side). In assessing the efficiency of the DR in this scenario, the inverter losses should be taken into account together with the distortion losses caused in the local grid [15] . The increasing penetration of DRs has driven power system researchers to deal with efficiency issues in their interconnection to the power grid. Thus, numerous studies can be found with the aim of optimizing the dispatch of these resources in the search of a coordinated behavior [16] [17] [18] [19] , and with the objective of optimizing their location in order to minimize power losses [20] , [21] . However, the location of LV DRs is mostly driven by decentralized initiatives, so the assumption of a given site has to be considered in most of the scenarios. In the optimal dispatch approach, convenient active and reactive commands are provided to DRs based on a coordinated operation, 0093-9994 © 2018 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
but harmonic losses and, even less, internal operational features of the converters, such as the SF, are totally neglected. In this paper, the optimization of the efficiency of the DR within the local EPS, based on the adaptation of the SF used in the modulation scheme of the grid-tie converter, is analyzed. This is proposed as a convenient approach for LV applications in which the large impedance of the transformer at high frequencies allows to assume that most of the power losses are under the responsibility of the DR owner. This new approach has the potential to exist together with high-level controllers at the system level, or to be applied to standard converters just relying on local intelligence. Even if by design, a thermal constraint in the increment of the SF at rated power is likely to exist, the possibility of operating the device at higher frequencies when working at light loads is still there. Increasing the SF rises the converter switching losses but reduces the distortion losses in the local grid at the same time. This fact, together with the great advances carried out in recent years in the field of grid impedance estimation techniques [22] [23] [24] [25] [26] [27] , opens the door for a dynamic optimization of the SF capable of achieving an improved overall efficiency.
In Section II, a study of the effect of the SF on the harmonic emission in three-phase voltage source converters (VSCs) is carried out. Two-level inverters with first-order inductive filters are considered, as one of the preferred technologies in LV applications. The evaluation of inverter losses, considering thermal constraints, is presented in Section III. Section IV deals with the estimation of the distortion losses caused by the inverter in the local grid. The proposed method for the online optimization of the SF is described in Section V. Section VI presents a case study to demonstrate the validity of the proposal and experimental results are given in Section VII. Finally, the conclusions of the study are drawn in Section VIII.
II. SF AND CURRENT HARMONICS
As a general rule, increasing the SF leads to a displacement of the harmonic spectrum of the voltage at the converter terminals to a higher frequency range. Consequently, the inductive behavior of the filter and grid upstream yields to a reduction in the induced current harmonics due to the higher impedance of these inductances at the new frequencies. However, it is important to note that the dead-time of the IGBTs limits the validity of the said statement, leading to the emergence of low-frequency harmonics (mainly 5th and 7th order) [28] , [29] with a growing impact at higher SFs. Nevertheless, this effect can be mitigated by current regulators, whose bandwidth use to fall within these values. Fig. 1 shows the current distortion of an inverter given by the parameters shown in Table I as a function of the SF. According to the standard, [1] , this value has been reported as the total rated-current distortion (TRD), where
which can be defined as the total root sum square of the current harmonics injected by the DR unit I i , divided by the rated current capacity of that unit, I n . In Fig. 1 , the TRD has been split in two terms, TRD lf and TRD hf using the 40th harmonic included (2) which allows us to show the different behavior of the theoretical PWM harmonics and the nonidealities induced by the dead-time. As it is shown in Fig. 1 , the effect of the dead-time reaches such an importance in TRD that increasing the SF over a certain limit becomes counterproductive. The use of dead-time compensation techniques [30] , [31] could potentially raise this limit. It is also interesting to point out that the results shown in Fig. 1 are independent of the load of the converter, as only the fundamental component varies on a significant scale with the SF. On the contrary, and especially in weak grids, the values shown in this graph can be affected to some extent by the impedance of the system upstream from the converter terminals, which is referred to as system impedance throughout this paper. This suggests that an online measurement of harmonic distortion will provide better results than a theoretical estimation. Nonetheless, the simplicity of this estimation can be valuable in most cases.
III. CONVERTER LOSSES AND THERMAL LIMITS
Converter losses, P VSC , are mainly determined by switching losses, P sw , and conduction losses, P cd [11] , [32] , [33] . Other issues should be considered when assessing the efficiency of these devices, such as cooling power; however, as they are not normally affected by the SF, they will not be considered in this paper. Switching losses are strongly influenced by the SF, f sw , as well as by the load level of the converter c, defined as the ratio between the actual and rated current. Even if the power factor of the converter also affects this parameter due to variations in the commutation phenomenon, this effect is hardly noticeable and can be neglected with little error for the aim of this study. As increasing the SF results in a proportional rise of switching events, the relationship between the SF and switching losses is almost lineal. Conduction losses, for its part, are mainly affected by the load of the converter, and in a more subtle way, by the SF due to the increased current distortion that arises at lower frequencies. Taking these facts into consideration, an approach to the converter losses, with c and f sw as parameters, can be obtained by using
The assessment of the aforementioned power losses for the specific IGBT power modules mounted in the converter used for the experimental validation included in Section VII is shown in Fig. 2 . To obtain the graph, a PLECS model of the converter was implemented [34] . This model includes the thermal performance of the IGBT power modules, which allows to depict the operational constraints of the converter in terms of SF. Thus, the imperative derating of the device is shown in Fig. 3 . This figure was calculated for each SF by assessing the load level of the converter at which the junction temperature of the solid state devices equals the temperature reached at rated values. The inclusion of these data in a two-dimensional (2-D) look-up table (LUT), together with the use of interpolation, is enough to obtain a good estimation of converter losses as a function of c and f sw in the optimization scheme proposed in this paper. The exploitation of this table for control purposes by operating the converter at variable SF is analyzed in Section V. In any case, it is clear from Fig. 3 that, if the SF command f * sw lies on the forbidden area of the graph, it has to be reduced to the nearest feasible value, f * * sw .
IV. DISTORTION LOSSES IN THE LOCAL GRID
Even if limited by regulations, the injection of current harmonics into the distribution grid can cause significant power losses that are classified in the following two categories: First, copper losses in the distribution line and distribution transformer, and second, power losses in local loads. Notice that additional losses could exist upstream from the distribution transformer that are not on the local EPS owner's responsibility. However, this term can be neglected, not only because of the low value of the resistive contribution from the MV level when compared with the LV side, but also because of the low capability of high-order current harmonics to travel deep into the EPS. Fig. 4 shows a layout of the benchmark system considered in this paper. The local EPS, with embedded DRs, is connected to the area EPS through a distribution transformer, being the metering devices connected either in the MV or LV side according to the ownership of this piece of equipment. Both the DRs and the local loads are connected to the distribution line. Those local loads located close to the power converters are more prone to suffer from distortion losses. In Fig. 4 , a local load is connected directly to the DR point of coupling (PC) to highlight this phenomenon. The effect of the distortion power in local loads is different according to the type of device (motor, lighting, heating, etc.) and its nature (linear/nonlinear). In any case, distortion power can be, as a general rule, considered undesirable [35] . Different types of penalization criteria could be considered in order to take into account the harmful effects of higher levels of injected current distortion in particular loads, e.g., cost associated to the loss of life. However, in this paper, only the cost associated with the power transmitted at the nonfundamental frequency is taken into account. A pure resistive load is considered in this paper as the easiest way to underline the benefits of the proposal.
A precise calculation of the power transmitted by the converter at harmonic frequencies can be done by assessing the 
where i conv i and v PC i are the power invariant space vector harmonic components of the converter current and voltage at its PC, obtained by applying the direct Fourier transform (DFT). For the practical implementation of (4), natural sampling of voltages and currents at SF is not enough due to Nyquist limit, but oversampling can help in complying with these requirements. In any case, other simplified methods, such as Goertzel algorithm [36] , are better suited for online applications [37] , [38] . In this numerically efficient method, just a selected set of harmonics are identified, which can be enough to calculate the resistive component of system impedance, R eq , at the most relevant bands of the spectrum. This reduced set of values can be used, together with the expected injection of current harmonics given in Fig. 1 , to formulate a good estimation of the aforementioned power losses. Fig. 5 shows the value of R eq for the installation depicted in Fig. 4 considering the parameters shown in Table II . The identification of just three impedance values, one at the low-frequency range (5th or 7th) and two at the two lowest PWM frequency bands (e.g., f sw − 2f m and 2f sw − f m , f m being the modulation frequency), can be enough to estimate distortion losses by using Notice that with this aim, TRD hf has been segregated in two components: TRD hf 1 , for the harmonic band around the SF and TRD hf 2 , for the rest of higher frequency values. The specific contribution of each of these components can be observed in Fig. 1 .
It is important to highlight that the effect of a variation in the power demand, P , of the loads connected to the local EPS, on the harmonic power losses at the line and local loads, P losses , is not obvious. As a consequence, neither is the effect of this variation on the resulting optimum SF. The value of the resistive components of system impedance for the benchmark system shown in Fig. 4 are the result of the parallel equivalent represented by the RL branch of the line and transformer and the resistive branch represented by the local loads. For the data shown in Table II , the value of these resistive components for the frequencies of interest is depicted in Fig. 6 as a function of P . At low power demand levels, the connection of new loads increases harmonic power losses. On the contrary, beyond a certain power demand, 4.47 kW in the present case, the connection of new loads decreases the resistive value of system impedance, and thus, harmonic power losses. For this reason, if the DR is working at a fixed load level, c, with a low power demand of local loads, the connection of new loads drives the optimum SF to higher values in search for a lower level of harmonic losses. Conversely, up from the stated power demand value, the connection of new loads leads to a reduction of the optimum SF value, as higher harmonic losses can be admitted in the search for a global optimum.
V. ONLINE OPTIMIZATION OF THE SF
The fundamentals of the online optimization of the SF proposed in this paper are schematically summarized in Fig. 7 . The inputs for the algorithm are as follows: first, the space vector of the converter current, which is already available as calculated from current samples for the operation of its inner controller, and second, the resistive component of system impedance for the different frequency bands considered in Section IV. The application of a set of LUTs together with a SF sweep allows the online calculation of a curve, relating the losses at the local EPS, P Local EPS , with the SF, f sw , for the present operating point. With this aim, the converter losses, P VSC , are obtained from a 2-D-LUT built by adding the conduction and switching losses of the specific converter according to (3) . A set of three 1-D-LUTs, built from the distortion data depicted in Fig. 1 , provides the TRD of the converter at the different frequency bands for each SF used in the sweep. From these results, the losses at the line and local loads, P losses , are obtained by using (5) . The addition of both converter losses and line and local load losses at each SF leads to the desired curve. Then, the minimum of this curve is identified, which gives the optimum losses at the local EPS and, even more important, the optimum SF for the current operating point. Notice that the bandwidth of the SF command, f * sw , must be much lower than the one used in the inner controllers of the inverter not to interfere with its dynamic performance. As a consequence, a low update rate of this command is acceptable and the required computational burden can be assumed by the controller without a significant effort either in a synchronous or asynchronous scheme. In order to avoid the effect of noise in the sampled parameters, as well as steep frequency variations due to sudden changes in the inverter load level or in the system impedance-due to the connection/disconnection of local loads, a first-order low-pass (FLP) filter is used to smooth the frequency command.
Although not depicted in Fig. 7 for the sake of clarity, the frequency command, f * sw , should pass a final limitation stage in order to make the control compatible with the thermal constraints shown in Fig. 3 . As already stated in Section III, if the pair (f * sw , c) lies in the forbidden area of this graph, the SF command is reduced to the maximum SF compatible with the present converter load level, f * * sw .
VI. CASE STUDY
In this section, a case study is used to illustrate the advantages of using an overall efficiency optimization of the DR within its local EPS. With this aim, the LV distribution feeder and the distributed generator (DG) depicted in Fig. 4 are considered. The parameters of the grid infrastructure are shown in Table II while those from the inverter-based DG are given in Table I (except for the system impedance, that for this case study is derived from Table II ). Fig. 8 shows the total losses in the local EPS, together with its different components, i.e., converter losses and grid and local loads losses for a DR working at 20% of its rated power with unity power factor. It is concluded from this drawing that increasing the SF from the design parameter, 3 to 9 kHz, reduces the local EPS losses in a 44.6%, and improves the overall efficiency at this load level (i.e., the ratio between the local EPS losses and the power delivered by the converter) in 1.20%. Fig. 9 expands the analysis to different load levels of the DR. As it is depicted in this figure, connecting the values of the minimum local EPS losses at each converter load level, c, leads to the optimum trajectory of the inverter SF. Furthermore, the thermal limit of the device is also given in Fig. 9 . This limit is established by calculating the maximum acceptable SF at each load level, which is determined by the frequency that leads to the design temperature (i.e., the one obtained at 3 kHz and rated power). From the aforementioned graph, it can be concluded that for the device under test, a variable SF mode with optimization of losses is only feasible for loads lighter that 80% of rated power. Moreover, it is also observed that the benefit of the proposal is much more relevant at light loads: e.g., the saved power is higher at 20% than at 80% on both relative and absolute terms (72 W versus 21 W and 1.20% versus 0.09%). Fig. 10 shows simulation results of the application of the online optimization method proposed in Section V to the present case study. An update rate of 10 ms was used for the SF command and a bandwidth of 0.6 Hz was selected for the FLP filter. The SF sweep included in the algorithm is conducted with a resolution of 100 Hz in order to limit the computational burden. As it is shown in Fig. 10(a) , the converter load level is started at c = 20% and increased to c = 80% after 2 s, always with unity power factor. Moreover, the local loads stay at rated power according to Table II and are reduced to 50% of this value, i.e., 25 kW at 4 s. Fig. 10(b) shows the effect of the steep variation on the resistive components of system impedance induced by the local load reduction. After the load variation, slight modifications can be still observed on these values, which are caused by the SF drift along the process, due to the influence of reactive components on the resistive equivalent. The optimum SF value obtained by the algorithm along with the final SF command, i.e., after the FLP, is depicted in Fig. 10(c) . The converter is started with a conservative SF value of 5 kHz and, from this instant, the algorithm competently tracks the optimum SF increasing the efficiency of the installation. As predicted in Fig. 6 , the reduction of the power demand of local loads from 50 to 25 kW at 4 s leads to a rise of the optimum SF. In Fig. 10(d) , the optimum and real power savings, compared to a traditional operation of the DR at constant SF, are depicted. As expected, greater power savings are obtained with the converter working at light loads as well as with an increased value of the resistive component of system impedance.
VII. EXPERIMENTAL RESULTS
Two sets of experimental tests were carried out in this paper: the first one is aimed to prove the power saving potential of the stated proposal, and the second, to demonstrate the validity of the online SF optimization method described in Section V.
A. Test 1
The test setup used in this case is shown in Fig. 11 . A four-quadrant grid simulator, TC.ACS by Regatron, is used to emulate the electric system, 400 V -50 Hz, and a 0.32 mH inductor, L 1 , is used to emulate the LV line and transformer according to Fig. 4 . An almost purely resistive air-heating system with a rated power of 9 kW is used to emulate the local loads according to the figure. Finally, a custom-made three-phase two-level VSC, with a rated power of 30 kVA and a design SF of 6 kHz, is coupled to the grid through a 0.88 mH inductor, L 2 , to play the role of the DR.
During this test the converter is operated in STATCOM mode at a light load, 10 kVA (i.e., c = 33%), delivering reactive power to the LV grid. Similar results are expected from other operation modes, due to the small influence of the power factor in converter losses, as it was stated in Section II. The three-phase voltages and currents at the PC of the DR, PC in Fig. 4 , were registered in steady state for different SFs within the range 6 -16 kHz. An offline handling of these measurements were carried out to calculate their DFT, and subsequently, the losses at harmonic frequencies at the line and local loads (i.e., those caused by the air-heating system and parasitic resistance of L 1 ) were calculated by the application of (4). For the particular case of the STATCOM operation mode, including the term at the fundamental frequency in (4) leads directly to the converter losses, so finally, the losses at the local EPS can be computed in a simple way as
Notice that this is just a particular result valid only for STATCOM operation mode. As stated in Section III, in a more general scheme in which the DR participates in the active power flow (inverter/rectifier mode), a LUT, with and estimation of converter losses as a function of the SF and the converter load level, ought to be used.
The results of the test are presented in Table III and Fig. 12 . Thus, the spectra of the power invariant space vectors of voltage and current, at the PC of the DR, are shown in Fig. 12 for selected key SFs, such as 8, 12, and 16 kHz. Both the positive and negative sequence components are displayed in this image. The most significant harmonics, located in bands around one and two times f sw , are shifted to higher frequencies as the SF increases. Also, a clear reduction in the injection of harmonic currents can be observed at higher SFs. In Table III , the computed values for converter losses, line and load losses, and local EPS losses for each of the analyzed SFs are displayed, together with the resulting power savings. Specifically, harmonic power losses at the line and loads are calculated by using (4), while the application of (6) allows the computation of the local EPS losses. Both equations take the voltage and current harmonics of Fig. 12 as an input. Finally, the difference between the results from (6) and (4) gives the value of converter losses. As expected, an optimum SF is obtained, capable of achieving the minimization of system losses. As it is highlighted in Table III , the operation at 12 kHz reduces the overall system losses in 87.5 W when compared with the operation at the design value. This means a reduction of around 8.4% of the losses at this operation point (c = 33%), and thus, an improvement of the local EPS efficiency, which increases from 89.65% to 90.52%.
B. Test 2
Slight changes are introduced in the test setup for this case. The 30 kVA converter is now operated in inverter mode to effectively replicate the performance of a DR. With this aim, the dc bus of the converter is fed from the Li-Ion battery shown in Fig. 11 through a dc-dc stage. Furthermore, the converter is now coupled to the utility grid, 400 V -50 Hz, through a dedicated distribution line and transformer according to the values shown in Table II . Three separate air-heating systems, each with a rated power of 9 kW, are used to emulate the local loads. The connection/disconnection of these systems allows to test the effect of a sudden change in system impedance.
The custom-made converter is operated through a controller using a TI C2000 Delfino TMS320F28335 MCU. The algorithm described in Section V was included in the firmware with the LUT system embedded in nonvolatile RAM memory. Moreover, a variable SF inner current controller for the converter was specifically designed for this test, including an adaptive tuning of the associated regulators.
During the test, the dc-dc converter is commanded with different power steps, as shown in Fig. 13(d) , while the VSC fixes a constant dc-bus voltage value of 800 V and a constant power factor of 0.6. The test is started at a light load, 7.5 kVA (i.e., c = 25%), thus delivering 4.5 kW to the grid, while two of the 9-kW air-heating devices stay connected to emulate the local loads. After 2 s, the converter load level increases to 12 kVA (i.e., c = 40%) and then to 27 kVA (i.e., c = 90%) at time 4 s, so that up to 16.2 kW are injected into the local grid. Fig. 13 shows the phase current of the VSC during these variations together with the performance of the SF in reaction to those load step changes. Finally, at time 6 s, one air-heating system is added to the two devices already connected to the local grid, thus shifting the local demand from 18 to 27 kW. As predicted in Fig. 6 , the consequent change in system impedance at the converter PC causes a reduction of harmonic power losses that leads to a fall in the optimum value of the SF. Fig. 13 shows the measurements of the power supplied by the Li-Ion battery along the test, together with the power supplied by the VSC to the local grid. Thus, in Fig. 13(e) , the VSC losses are obtained. The value of line and local load losses are calculated from voltage and current measurements for each step (considering steady state intervals) through fast Fourier transform analysis, being 92.5, 137.6, 192.0, and 180.6 W, respectively. As expected, during the first three steps, the decreasing SFs lead to increasing line and local load losses. In the fourth step, even if the SF is further reduced, the decline of the Thevenin impedance of the system at the converter PC, due to the connection of a new load, overcomes this effect.
A comparison of the losses at the first step of the test, i.e., the one conducted with a lighter load, c = 25%, with those obtained for the same conditions in a fix SF scheme of 6 kHz, reveals that up to 132 W can be saved using the proposed operating mode. This means increasing the efficiency in 1.7% at the present operating point and in 0.4% if referred to the rated power of the converter.
VIII. CONCLUSION
This paper presents an operation strategy for DRs based on the use of an adaptive SF framework in the grid-tie converter with the aim of achieving an overall improvement of the efficiency within the local EPS. The contribution demonstrates the interest of considering the converter losses together with the induced harmonic losses in the local line and loads when the ownership/operation of both assets is held by the same entity. The proposed method can be applied to DRs relying only on local intelligence but also to those in charge of system-level controllers. The thermal limits of the power modules used in the inverter are taken as a constraint in order to assure a safe operation of the device beyond its design SF when working at light loads. A LUT-based system, valid for an online implementation, was designed to provide the DR with a smart regulation of its SF. The results demonstrate that an improvement of the overall efficiency of the system at light converter loads by about 1% is readily achieved with the proposed method. This improvement is especially important for applications in which the grid-tie converter works often under rated power. This is the usual case of widespread technologies, such as PV systems and small wind turbines.
